UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/806,667	03/23/2004	Daniel John Bricher	GCSD-1574 (51396)	1170	
	7590 01/08/200 R, DOPPELT, MILBRA	EXAMINER			
255 S ORANGE AVENUE SUITE 1401			PAN, JOSEPH T		
ORLANDO, FI	. 32801	ART UNIT	PAPER NUMBER		
			2435		
			NOTIFICATION DATE	DELIVERY MODE	
			01/08/2009	ELECTRONIC	

## Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

creganoa@addmg.com

## Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)	
10/806,667	BRICHER ET AL.	
Examiner	Art Unit	

	000211117414	1 2 400	
The MAILING DATE of this communication appe	ars on the cover sheet with the	correspondence add	ress
THE REPLY FILED 19 December 2008 FAILS TO PLACE THIS	S APPLICATION IN CONDITION F	OR ALLOWANCE.	
1. The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following application in condition for allowance; (2) a Notice of Appel for Continued Examination (RCE) in compliance with 37 Coperiods:	replies: (1) an amendment, affidaveal (with appeal fee) in compliance FR 1.114. The reply must be filed	it, or other evidence, w with 37 CFR 41.31; or	hich places the (3) a Request
a) The period for reply expiresmonths from the mailing			
b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire a Examiner Note: If box 1 is checked, check either box (a) or (	ater than SIX MONTHS from the mailin	g date of the final rejection	n.
MONTHS OF THE FINAL REJECTION. See MPEP 706.07(i Extensions of time may be obtained under 37 CFR 1.136(a). The date	f).		
have been filed is the date for purposes of determining the period of ext under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the s set forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL	ension and the corresponding amount hortened statutory period for reply orig	of the fee. The appropria inally set in the final Office	ate extension fee e action; or (2) as
2. The Notice of Appeal was filed on A brief in comp	liance with 37 CFR 41.37 must be	filed within two months	s of the date of
filing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed wi AMENDMENTS	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of the	
3. The proposed amendment(s) filed after a final rejection, b	out prior to the date of filing a brief.	will not be entered be	cause
(a) They raise new issues that would require further cor			
(b) ☐ They raise the issue of new matter (see NOTE belo	•		
(c) ☐ They are not deemed to place the application in bet appeal; and/or	ter form for appeal by materially re	ducing or simplifying tl	ne issues for
(d) ☐ They present additional claims without canceling a c NOTE: (See 37 CFR 1.116 and 41.33(a)).	corresponding number of finally rej	ected claims.	
4. The amendments are not in compliance with 37 CFR 1.12	21 See attached Notice of Non-Co	mnliant Amendment (	PTOL-324)
5. Applicant's reply has overcome the following rejection(s):		impliant / interiament (	102 024).
6. Newly proposed or amended claim(s) would be all		timely filed amendmer	nt canceling the
non-allowable claim(s).	·	•	-
7. For purposes of appeal, the proposed amendment(s): a) [ how the new or amended claims would be rejected is prov The status of the claim(s) is (or will be) as follows:		II be entered and an e	xplanation of
Claim(s) allowed: Claim(s) objected to:			
Claim(s) rejected: <u>1-2,4-24, 26-28, 30-36</u> .			
Claim(s) withdrawn from consideration:			
AFFIDAVIT OR OTHER EVIDENCE			
8. The affidavit or other evidence filed after a final action, but because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).			
9. The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to o showing a good and sufficient reasons why it is necessary	vercome <u>all</u> rejections under appe	al and/or appellant fail:	s to provide a
10. The affidavit or other evidence is entered. An explanation REQUEST FOR RECONSIDERATION/OTHER	n of the status of the claims after e	ntry is below or attach	ed.
11. X The request for reconsideration has been considered but	t does NOT place the application in	n condition for allowan	ce because:
See Continuation Sheet.	DTO/00/00\ D==== N=/=\		
<ul><li>12. ☐ Note the attached Information <i>Disclosure Statement</i>(s). (</li><li>13. ☐ Other:</li></ul>	PTO/SB/08) Paper No(s)		
/Kimyan \/u/			
/Kimyen Vu/ Supervisory Patent Examiner, Art Unit 2435			

Continuation of 11. does NOT place the application in condition for allowance because:

Applicant argues:

"Nowhere in Col. 3, lines 1-17, or anywhere else in Dhir et al., does it disclose at least one logic device for cooperating with the cryptographic processor to determine at least one of a type of communications module and an operating status of the communications module." (see page 5, 1st paragraph, Applicant's Arguments/Remarks).

Examiner maintains:

Dhir discloses "Programmable logic devices exist as a well-known type of integrated circuit (IC) that may be programmed by a user to perform specified logic functions. There are different types of programmable logic devices, such as programmable logic arrays (PLAs) and complex programmable logic devices (CPLDs). One type of programmable logic devices, called a field programmable gate array (FPGA), is very popular because of a superior combination of capacity, flexibility and cost." (see column 1, lines 11-19, of Dhir) Dhir further discloses "Wireless local area network transceiver 301 receives information from or provides information to antenna 336. The receive signal will be in an OFDM form, as mentioned above, however the MAC layer will be CSMA or TDMA. Accordingly, a CSMA/TDMA detector 318 may be coupled to wireless LAN transceiver 301 to provide an indicator signal to memory 312, indicative of whether a received signal is a CSMA or TDMA signal. " (see column 8, lines 23-30, of Dhir)

Therefore, the reference(s) discloses at least one logic device for cooperating with the cryptographic processor to determine at least one of a type of communications module and an operating status of the communications module.

## Applicant argues:

"Applicants further submit that the Examiner's combination of Dhir et al., and Cheng is improper, " (see page 7, 1<sup>st</sup> paragraph, Applicant's Arguments/Remarks)

Examiner maintains:

Dhir et al. disclose "Referring to FIG. 7, there is shown an exemplary embodiment of FPGA 300 program in accordance with one or more aspects of the present invention. In this embodiment, a separate transceiver 301 integrated circuit, namely not embedded in FPGA 300, is coupled to FPGA 300, as is program memory 312. In this embodiment, a direct interface between separate transceiver 301 and FPGA 300 may be employed for direct interaction between transceiver 301 and FPGA 300." (see column 7, lines 48-56 of Dhir et al., emphasis added).

Therefore, Dhir et al. disclose that the communication module [i.e., transceiver 301] is separate from the cryptographic module [i.e., in FPGA 300].

Cheng teaches a add-on card for connecting to both wired and wireless networks, wherein Cheng discloses that "The network connection module can be detachable from the add-on card to allow for various network configurations." (see figure 4; and abstract, lines 9-11 of Cheng).

Thus, Combining Dhir et al. with Cheng so that the communications module and the cryptographic module would be removably coupled would not require splitting the communications and cryptographic modules from the single FPGA, and would make Dhir's system "to allow for various network configurations".